

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/982,459	10/17/2001	Ralf Schmitt	SUN-P5405	7393	
75	90 08/19/2004		EXAMINER		
David B. Ritch			THOMPSON, ANNETTE M		
Thelen Reid & I P .O. Box 6406			ART UNIT PAPER NUMBER		
San Jose, CA	· =	2825			
			DATE MAILED: 08/19/200	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

· · · · · · · · · · · · · · · · · · ·		Application No.	Applicant(s)	
		09/982,459	SCHMITT ET AL.	
Office Action Summary		Examiner	Art Unit	
		A. M. Thompson	2825	av
Period fo	The MAILING DATE of this communicator Reply	ation appears on the cover sheet w	ith the correspondence addr	ess
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICATION of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) of period for reply is specified above, the maximum statuture to reply within the set or extended period for reply will reply received by the Office later than three months after ed patent term adjustment. See 37 CFR 1.704(b).	ATION. 37 CFR 1.136(a). In no event, however, may a rication. lays, a reply within the statutory minimum of thir ory period will apply and will expire SIX (6) MON, by statute, cause the application to become AB.	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this come BANDONED (35 U.S.C. § 133).	munication.
Status				
1)⊠	Responsive to communication(s) filed	on <u>17 May 2004</u> .		
2a) <u></u>		This action is non-final.		
3) 🗌	Since this application is in condition for closed in accordance with the practice	•		nents is
Disposit	ion of Claims			
5)□ 6)⊠ 7)□	Claim(s) <u>1-42</u> is/are pending in the apparate of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) <u>1-42</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction	withdrawn from consideration.		
Applicat	ion Papers			
·	The specification is objected to by the E		stad to butba Fuersina.	
10)🖂	The drawing(s) filed on <u>17 May 2004</u> is Applicant may not request that any objection		•	
	Replacement drawing sheet(s) including th			1 121(d)
11)	The oath or declaration is objected to b	•	•	, ,
Priority (ınder 35 U.S.C. § 119			
a)		cuments have been received. cuments have been received in A the priority documents have been I Bureau (PCT Rule 17.2(a)).	application No received in this National St	age
Attachmen	t(s) e of References Cited (PTO-892)	A) ☐ Intention 9	Summary (PTO-413)	
2) Notic 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO mation Disclosure Statement(s) (PTO-1449 or PTo r No(s)/Mail Date <u>05/17/2004</u> .	-948) Paper No(s	s)/Mail Date nformal Patent Application (PTO-1	52)

DETAILED ACTION

Applicants' Amendment and Response to Final Office Action has been examined. The specification and drawings are amended. Claims 1 and 15 are amended. Claims 37-42 are added. Claims 1-42 are pending.

Continued Examination Under 37 CFR 1.114

1. A Request for Continued Examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 17 May 2004 has been entered.

Terminal Disclaimer

2. The terminal disclaimer filed on 17 May 2004 disclaiming the terminal portion of any patent granted on this application which would extend beyond the expiration date of any patent granted on application 09/982,452 filed on 17 October 2001 has been reviewed and is accepted. The terminal disclaimer has been recorded.

Claim Objections

3. Claims 21 and 26 objected to because of the following informalities: Pursuant to claims 1 and 15-18, "the plurality of simulations" and "the plurality of simulation results" lack sufficient antecedent basis Pursuant to claims 21-24, "the plurality of simulations" lack sufficient antecedent basis; "the plurality of simulation results" lack sufficient antecedent basis. Pursuant to claim 25, "each clocked element" lacks sufficient

Art Unit: 2825

antecedent basis. Pursuant to claim 26, at line 4, change sets to - -setting--; at lines 5 and 7, change re-simulate to - -re-simulating- -; at line 9, change combines to - -combining- -; at line 10, delete "and". Additionally, at lines 10-11, "the plurality of resimulations" lack sufficient antecedent basis. Appropriate correction is required.

Claim Rejections - 35 USC § 112

- 4. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 5. Claims 21-26 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Pursuant to claims 21-26, Applicants' specification does not enable a system that includes units delineated as a partitioner, a local clock net simulator, a global clock net simulator and a merging unit.
- 6. Claims 28-36 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Pursuant to claims 28-36, Applicants' specification does not enable storing the location of each point where the local clock net is connected to the global clock net

Application/Control Number: 09/982,459 Page 4

Art Unit: 2825

nor does it enable storing the location of each point where a clock element is connected to the local clock net.

7. Claims 37-42 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Pursuant to claims 37-42, Applicants' specification does not enable storing component values of elements of the local clock net nor does it enable storing clock skew times for all points where the local clock net is connected to the global clock net.

Claim Rejections - 35 USC § 103

- 8. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Rejection of Claims 1-20

- Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over 10. Camporese et al. ("Camporese"), U.S. Patent 6,205,571 and Graef, U.S. Patent 6,305,001. Camporese discloses a clock tree distribution network for distributing a clock signal across a chip involving clock skew analysis. Although Camporese suggests Applicants' limitations, Camporese does not disclose a specific system for implementing the method. Graef also discloses a clock tree distribution planning method and additionally discloses a system for implementing the method that is a typical system used in IC designs. Graef further states that the system disclosed represents "one of many suitable computer platforms for implementing the method." (col. 15, II. 47-50). Both Camporese and Graef disclose a method involving a clock distribution network.. However, Graef details the system that would be necessary to implement methods involving clock distribution networks in general. It therefore would have been obvious to one of ordinary skill in the art at the time of Applicants' invention to use the system of Graef, or some similar system configuration, to implement the Camporese method.
- Claims 15-18, 20, and 22-24 invoke the provisions of 35 U.S.C. 112, sixth 11. paragraph and were considered accordingly.
- Pursuant to claim 1 which recites a Clock Data Model (Fig. 2 illustrates this 12. limitation; also, col. 3, Il. 48-50 discloses a clock-related electrical simulation model) for

Art Unit: 2825

use with a method of determining clock insertion delays for a microprocessor design having grid-based clock distribution comprising,

partitioning a complete clock net into a global clock net (the first level wiring networks, e.g. Figure 2, #201; reference the Fig. 2 description at col. 4, II. 25-28) and a plurality of local clock nets (the second level of tree wires, e.g. Figure 2, #203; reference the Figure 2 description at col. 4, II. 28-31);

simulating each of the plurality of local clock nets to generate a load for each of the plurality of local clock nets on the global clock net (col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; additionally, the N_{sector} electrical lists comprise the loading for the plurality of local clock nets), said simulating including measuring clock arrival time and slope at each point where a clock element is connected (col. 9, II. 48-56); simulating the global clock net based in part on the simulated load of each of the plurality of local clock nets: col. 12, II. 12-23 wherein the twig wiring represents the local clock nets; combining the plurality of simulations to form the complete clock net: col. 11, II. 33-50; storing the plurality of simulations in the Clock Data Model: col. 11, II. 19-22, wherein the tuned netlist represents the CDM with stored simulations, wherein the storing includes storing the clock arrival time and slope for each point (col. 9, II. 53-56) where a clock element is connected to the local clock net (col. 11, II. 10-14; col. 11, 19-26).

13. Pursuant to claim 2 wherein partitioning comprises breaking the complete clock net into equal sized parts according to rectangular grid coordinates: Figure 2 illustrates this limitation.

Art Unit: 2825

- 14. Pursuant to claim 3 wherein the method further comprises breaking at least one of the plurality of local clock nets down into at least one sub-local clock net: col. 4, II. 28-31 suggests the existence of sub-local clock nets depending on the embodiment.
- 15. Pursuant to claim 4 wherein the method further comprises simulating the at least one sub-local clock net prior to simulating the corresponding local clock net: Fig. 7, step 735; col. 9, II. 60-64.
- 16. Pursuant to claim 5 wherein at least two of the plurality of local clock nets are simulated in parallel: Creation of isolated net lists which represent local clock nets and are treated in parallel for tuning or simulation purposes, col. 9, II. 8-27; see also col. 9, II. 61-67 which discloses parallel tuning or simulation.
- 17. Pursuant to claim 6, wherein simulating the clock nets comprises extracting a layout of the local clock net and the conductors routed above and through the local clock net from a microprocessor network database: the creation of the electrical netlist suggests this limitation, col. 6, II. 10-65;

extracting component values of the elements of the local clock net from the microprocessor network database: col. 6, II. 48-65;

simulating the local clock net based on the layout and the component values: col. 6, II. 48-65;

extracting a load of the local clock net on the global clock net: col. 6, II. 48-65.

Art Unit: 2825

- 18. Pursuant to claim 7 wherein simulating the local clock net comprises assuming that the clock arrival times form the global clock net will be simultaneous at all points where the local clock net is connected to the global clock net: col. 9, II. 35-43.
- 19. Pursuant to claim 8 wherein simulating the global clock net comprises extracting the layout of the global clock net from a microprocessor network database: the creation of the electrical netlist, col. 6, ll. 10-65, details the layout connections;

extracting component values of the elements of the global clock from the microprocessor network database: col. 6, II. 48-65;

extracting the simulated loads of the plurality of local clock nets from the CDM: col. 6, II. 48-54; see also col. 7, II. 13-15;

simulating the global clock net based on the layout, the component values, and the simulated local clock net loads: col. 6, II. 48-65.

- 20. Pursuant to claim 9 which further comprises evaluating the complete clock net simulation to determine whether the results of the simulations converge: col. 9, II. 35-60, wherein the true point load response matrix is checked against the smoothed point load response matrix which has calculations of clock signal arrival times.
- 21. Pursuant to claim 10 wherein if the results do not converge, setting the clock arrival times to those calculated for the simulated global clock net: col. 9, lines 47-56; re-simulating one of the plurality of local clock nets to generate a load for the local and global clock net: col. 12, II. 12-23;

Art Unit: 2825

re-simulating the global clock net based at least on the simulated or re-simulated load of each of the plurality of local clock nets: col. 12, II. 12-13 wherein the twig wiring represents the local clock nets.

combining the simulations and re-simulations to form the complete net: col. 11, II. 33-50.

22. Pursuant to claim 11, wherein re-simulating the local clock net comprises resimulating the local clock net based on the layout, the component values, and the calculated clock arrival times: col. 6, II. 48-65;

extracting a load of the at least one local clock net on the global clock net: col. 6, II. 48-65.

- 23. Pursuant to claim 12 wherein the method comprises re-simulating at least a second of the plurality of local clock nets in parallel with the at least one local clock net:
- 24. Pursuant to claim 13, wherein re-simulating the global clock net comprises inserting the simulated or re-simulated loads of the plurality of local clock nets (col. 6, II. 48-54; see also col. 7, II. 13-15;) and

re-simulating the global clock net based on the layout, the component values, and the simulated or re-simulated local clock net loads: col. 6, ll. 48-65.

25. Pursuant to claim 14, wherein the method further comprises storing the plurality of re-simulations in the Clock Data Model: col. 11, II. 19-22.

- 26. Pursuant to Claim 15 which recites [a] Clock Data Model for use with a system for determining clock insertion delays for a microprocessor design having grid-based distribution, the system comprising means for partitioning the complete clock net into a global clock net and a plurality of local clock nets, means for simulating each of the plurality of local clock nets on the global clock net, means for measuring clock arrival time and slope at each point where a clock element is connected (col. 9, II. 48-56), means for simulating the global clock net based on the simulated load of each of the plurality of local clock nets and means for combining the plurality of simulations to form the complete clock net, the CDM comprising means for storing the simulation results (Graef discloses a system having all the ("means for")elements of this limitation at col. 15, line 42 to col. 17, line 4); wherein the means for storing includes means for storing clock arrival time and slope for each point (Camporese, col. 9, II. 53-56) where a clock element is connected to the local clock net (Camporese, col. 11, II. 10-14; col. 11, 19-26).
- 27. Pursuant to claim 16 further comprising means for collecting all of the information created during the plurality of simulations: Graef, col. 16, II. 19-37.
- 28. Pursuant to claim 17 further comprising means for retrieving all of the information created during the plurality of simulations: Graef, col. 16, II. 48-53.
- 29. Pursuant to claim 18 further comprising means for querying all of the information created during the plurality of simulations: col. 16, II. 38-47.

Art Unit: 2825

- 30. Pursuant to claim 19 further comprising a timing tool interface to provide accurate clock arrival times for each clocked element in the microprocessor design: col. 16, II. 1-5.
- 31. Pursuant to claim 20 wherein the system further comprises means for evaluating the complete clock net to determine whether the results converge (col. 9, II. 35-60), means for *determining* that clock arrival times are those calculated for the simulated global clock net, means for re-simulating at least one of the plurality of local clock nets to generate a load for at least one local clock net on the global clock net, means for simulating the global clock net based on the simulated or re-simulated load of each of the plurality of local clock nets, and means for combining the simulations and resimulations to form the complete clock net and wherein the CDM further comprises means for storing the plurality of re-simulation results (Graef discloses a system having all the ("means for") elements of this limitation at col. 15, line 42 to col. 17, line 4).
- 32. Pursuant to claim 27 wherein storing the plurality of simulations includes storing the simulated load for each point where the local clock net is connected to the global clock net (col. 9, II. 51-60).

Remarks

33. In this continued examination, Applicants attempt to distinguish Camporese by inserting the limitations reciting measuring clock arrival time and slope and each point where a clock element is connected. However, Camporese discloses measuring arrival times at grid intersection points and it is well known in the art that delay times are based

Application/Control Number: 09/982,459 Page 12

Art Unit: 2825

on the slope of input transitions (see e.g. Larsson et al., <u>Impact of Clock Slope on True Single Phase Clocked CMOS Circuits</u> and U.S.P. 6,457,159 to Yalcin et al. which states at col. 9, Il. 16-20, that the delay arrival time depends in part on its slope).

Conclusion

34. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Please reference the PTO-892 for a complete listing.

35. Any inquiry concerning this communication or earlier communications should be directed to Examiner A.M. Thompson whose telephone number is (571) 272-1909. The Examiner can usually be reached Monday thru Friday from 8:00 a.m. to 4:30 p.m.. If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Matthew S. Smith, can be reached on (571) 272-1907.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

36. Responses to this action should be mailed to the appropriate mail stop:

Mail Stop
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Art Unit: 2825

or faxed to:

(703) 872-9306, (for all **OFFICIAL** communications intended for entry)

Page 13

Primary Examiner
Technology Center 2800